Get all the updates for this publication
Conferences
Stress analysis in 3D IC having Thermal Through Silicon Vias (TTSV)Published in
2013
Pages: 2337 - 2341
TTSV is proposed for the removal of heat from between the IC layers as these TTSVs carries heat down to the sink. However, it may generate stress in Silicon. In the present paper, thermal-stress simulation of stack consists of three IC layers bonded face up is performed using finite element modeling tools. We also analyzed the stress generated in 3D IC containing TTSV. Further we proposed a method for lower stress around the TTSV. The method proposed decreases the Von Misses Stress by a value of 40Mpa on average considering all the IC layers. Thus by achieving this, functionality of the chip becomes more reliable. © 2013 IEEE.
Content may be subject to copyright.
About the journal
| Journal | Proceedings - Electronic Components and Technology Conference |
|---|---|
| ISSN | 05695503 |
Authors (2)
Ashudeb Dutta- A 2μW biomedical frontend with ΣΔ ADC for self-powered U-healthcare devices in 0.18μm CMOS technology
- A reconfigurable medically cohesive biomedical front-end with ΣΔ ADC in 0.18μm CMOS
- 1.2 mW 2.4 GHz PLL for ZigBee and BLE standard in single-well 0.18 μm CMOS with efficient divider architecture
- A 1.5mA, 2.4GHz ZigBee/BLE QLMVF Receiver Frond End with Split TCAs in 180nm CMOS
Shiv Govind Singh- A 2μW biomedical frontend with ΣΔ ADC for self-powered U-healthcare devices in 0.18μm CMOS technology
- A reconfigurable medically cohesive biomedical front-end with ΣΔ ADC in 0.18μm CMOS
- Area-elficient interlayer signal propagation in 3D IC by introducing electron spin
- ZnO nanoparticles embedded silk fibroin - A piezoelectric composite for nanogenerator applications
