Header menu link for other important links
X
Silicide based integration approach for fabricating highly reliable, hermitically sealed on-chip, low form factor-microfluidics for 3D IC cooling applications
Published in Institute of Electrical and Electronics Engineers Inc.
2019
Pages: 147 - 149
Abstract
In this paper, we demonstrate a novel approach for fabrication of hermitically sealed, highly reliable on-chip microfluidic channel by utilizing Titanium silicide as a bonding interface between glass and silicon. Microfluidic channel etched on silicon was bonded to Titanium coated glass wafer by forming Titanium Silicide interface. This interface is formed using thermocompression bonding carried at an optimized temperature of 380°0 C and pressure of 0.2 MPa. Bond strength, scanning acoustic microscopy (SAM cross sectional scanning electron microscopy (XSEM) and dicing analyses carried out on the bonded samples indicate a highly reliable bonding interface. This CMOS compatible vertical integration process can be potentially utilized for heterogeneous integration primarily targeted towards on-chip cooling for three dimensional integrated circuits (3D-IC's) and low form factor Lab-on-Chip microfluidic platforms. © 2018 IEEE.
About the journal
JournalData powered by Typeset2018 IEEE CPMT Symposium Japan, ICSJ 2018
PublisherData powered by TypesetInstitute of Electrical and Electronics Engineers Inc.