Header menu link for other important links
X
Fault tolerance in 3D-ICs
R.P. Reddy, , S. Khursheed
Published in Springer International Publishing
2019
Pages: 155 - 178
Abstract
The systems with emerging technologies like Internet-of-Things and beyond Von-Neumann architectures can be produced in large scale only if they are resilient-aware, cost-effective and secure. The resilient and cost-effective solutions can be achieved by incorporating fault tolerance techniques at the architecture level of the system design is one of the plausible solutions. The choice of various fault tolerance techniques gives the designers a freedom to incorporate these in the early stage of the design and in turn leading to high yield and reliable architectures. Through-silicon-via (TSV) interconnects based three-dimensional integrated circuits are emerging technologies consisting of vertical communication between the stacked dies, leading to the decrease of wire length and thus enhances the system performance. However, yield and reliability are the major issues that hinder resilient and cost-effective solutions for 3D-IC design. These can be addressed by incorporation of fault tolerance techniques. © Springer Nature Switzerland AG 2019.
About the journal
JournalData powered by TypesetInternet of Things
PublisherData powered by TypesetSpringer International Publishing
ISSN21991073