Published in IET Power Electronics Received on 23rd January 2010 Revised on 21st June 2010 doi: 10.1049/iet-pel.2010.0027



ISSN 1755-4535

# **Multilevel inverters for low-power application**

S. De<sup>1</sup> D. Banerjee<sup>1</sup> K. Siva kumar<sup>2</sup> K. Gopakumar<sup>2</sup> R. Ramchand<sup>2</sup> C. Patel<sup>2</sup>

<sup>1</sup>Power Electronics Group, Honeywell Technology Solutions, Bangalore, India <sup>2</sup>CEDT, Indian Institute of Science, Bangalore-560012, India E-mail: kgopa@cedt.iisc.ernet.in

Abstract: Multilevel inverters are an attractive solution in the medium-voltage and high-power applications. However in the low-power range also it can be a better solution compared to two-level inverters, if MOSFETs are used as devices switching in the order of 100 kHz. The effect of clamping diodes in the diode-clamped multilevel inverters play an important role in determining its efficiency. Power loss introduced by the reverse recovery of MOSFET body diode prohibits the use of MOSFET in hard-switched inverter legs. A technique of avoiding reverse recovery loss of MOSFET body diode in a three-level neutral point clamped inverter is suggested. The use of multilevel inverters topology enables operation at high switching frequency without sacrificing efficiency. High switching frequency of operation reduces the output filter requirement, which in turn helps in reducing the size of the inverter. This study elaborates the trade-off analysis to quantify the suitability of multilevel inverters in the low-power applications. Advantages of using a MOSFET-based three-level diode-clamped inverter for a PM motor drive and UPS systems are discussed.

### 1 Introduction

Two-level voltage source inverters are reliable and proven technology in low-voltage (270-600 V) and low-power (5-150 kW) applications. However, for many applications as in aerospace and marine heavy differential mode filters are used to mitigate the issues related to long cable at the output of the inverters. Heavy common mode filters are also used for the reduction of conducted common mode noise. By far, these filters are the single largest weight contributors. Typically in aero applications the inverters are operated at a switching frequency of 15-20 kHz [1]. For such switching frequencies commonly used corner frequency of the differential mode filters is  $\sim$ 5 kHz. One way of reducing the weight of differential mode filters is to increase the switching frequency and then proportionately increase the corner frequency of the differential mode filter [2-4]. However, this leads to increased power dissipation in the inverter power switches, which in turn increases the weight of cooling system (heat-sink). Thus, it is important to look for power circuit topologies that generate less harmonics without increasing the power loss.

Multilevel inverters are known for generating lesser harmonic as compared to two-level inverters. However, multilevel inverters are not so popular in the low-voltage level (DC link voltage: 300-600 Vdc). Although patent [5] refers to the use of multilevel inverters in the range of 480 Vdc. Multilevel inverters are most commonly used in medium- and highvoltage area (DC link voltage > 2500 Vdc) [6–8]. MOSFETbased soft-switched three-level inverter legs (switched at 190 kHz) are used for single-stage AC/DC converter topologies [9]. In this paper an investigation is made to find out whether MOSFET-based multilevel inverters can be beneficial for low-voltage applications, in particular for aero applications.

Inverters (DC to 3-phase AC converters) are finding increasing application in aircraft systems as modern aircrafts are migrating to more electric technology [10]. Typical areas of such applications are starter generator system for engine start (main engine and auxiliary power unit), compressors for environmental control system, hydraulic pumps, fuel metering (engine fuel flow control) and electric brake system. In all aero applications of inverters, weight is one of the highest critical requirements that need to be met. Weight requirements are stringent and difficult to meet with existing two-level inverters – particularly owing to the use of heavy differential mode as well as common mode filters.

Traditional two-level high-frequency pulse width modulation inverters are currently used in more electric aircrafts. However, they have problems associated to their high-voltage change rates (dv/dt), which produces common mode voltage across the motor winding. The common mode voltage creates common mode current (conducted electro magnetic interferences (EMI)) that flow through motor shaft and bearing causing decreased reliability and life of the motor. The conducted common mode current also flows through the inverter and motor chassis. Further, two-level inverters are not very good in power conversion efficiency when switched at a higher frequency and require elaborate cooling arrangement. Multilevel inverters solve these problems because their individual devices have a much lower dv/dt per switching, and they operate at high efficiencies because they can switch at a lower frequency than a two-level inverter.

Various multilevel inverter configurations are available in the literature [11] that can be applied to replace the existing two-level inverters in aero applications. Few of these multilevel inverter topologies are listed below:

- 1. Diode clamped multilevel inverter [12–14]
- 2. Flying capacitor multilevel inverter [15]
- 3. Series/cascaded H-bridge multilevel inverter [16–19]
- 4. Parallel phase inverter [20, 21]

All the above multilevel inverter topologies can be configured for 3, 4, 5, 7, 9 or *n*-level voltage at the output of the inverter [13, 14]. The biggest disadvantage of all these multilevel inverters is the increased number of power switching devices, which appear to reduce the inverter reliability. More number of levels desired at the output voltage demands an increasing number of switches in the inverter. Three-level inverter topologies are considered as the best practical compromise in this regard [5, 6]. Series Hbridge multilevel inverter need large number of isolated voltage sources [16-19, 22] and hence not a practical solution for aero application. The advantage of parallel phase inverter is that the devices share current in this topology and hence this topology is good for high-current application. This structure has the advantage of providing a high number of voltage levels while reducing the voltage and current stress on the individual transistors [20, 21]. The only disadvantage of this topology is the requirement of heavy inter-phase reactors. Diode-clamped multilevel inverters provide multiple voltage levels through connection of the phase to a series bank of capacitors [12]. Owing to capacitor voltage balancing issues, the diode-clamped inverter implementation has been mostly limited to the three-level. Over the past several years threelevel inverter technology has matured and is now extensively in medium-voltage industry applications. The used disadvantage of diode-clamped multilevel inverters is the voltage balance issue between series connected bank of capacitors [23]. Several research papers are published to mitigate this voltage unbalance issue [24, 25].

In the present paper a three-level diode clamped inverter is proposed for low-power aero application, because of its technology maturity and relative simplicity of implementation. Detailed analysis and design considerations of a neutral point clamped (NPC) three-level inverter are presented. A comparison of power loss in a NPC three-level inverter with that in a conventional two-level inverter also is presented to demonstrate the benefits of three-level inverters.

#### 2 Weight reduction strategies for aero inverters

As mentioned in the previous chapter, one of the most important challenges to be met in the design of inverters for aero applications is 'weight', while meeting all functional requirements and EMI/reliability regulations. Currently, IGBT-based two-level inverters, switched at  $\sim$ 15-20 kHz are used in most inverters for aero applications. This leads to heavy filter requirement at the output of the inverter and also leads to high ripple current in the motor especially for special motors with a low L/R (time constant) ratio. Two weight reduction strategies are presented below.

#### Weight reduction strategy-I 2.1

The first weight reduction strategy for inverters is to increase the switching frequency of the power semi-conductor devices in the two-level voltage source inverters (VSIs). Higher switching frequency allows higher corner frequency of the output differential mode filter and hence reduces the size of this filter. In order to bring in desired reduction in weight and ripple current at the inverter output, the switching frequency should be  $\sim 80$  kHz. Higher switching frequency is not a practical and feasible solution unless the losses are maintained at the present value, otherwise heat-sink size will increase and the benefit of filter size reduction will be defeated. MOSFET may be considered as power switching devices instead of IGBT to reduce switching loss. Three different types of twolevel inverters are shown in Figs. 1*a* and *b*.

A detailed analysis of power loss for these two-level inverters is made and the results are presented in Fig. 2. Methods of calculation of power loss in two-level inverter that is used for the present analysis is shown in Appendix 1. For loss calculation of power MOSFETs techniques presented in [26] is used. For loss calculation of IGBT mostly datasheet values are used [27]. 1200 V, 38 A IGBT (part number: IXDH20N120D1) and 1000 V, 44 A MOSFET (part number: IXFB44N100P), both from IXYS, are used in the analysis of IGBT-based and MOSFET-based two-level inverters of Fig. 1a. For inverter configuration of Fig. 1b, 1200 V, 40 A SiC diode (part number: IDH15S120) is used as anti-parallel diode and 200 V, 60 A FRED diode (part number: DPG60C200HB) is used as series diode. As seen in Fig. 2, the efficiency of MOSFET-based inverters is worse than IGBT-based inverter, even at a higher switching frequency. This is because of the losses introduced by reverse recovery current of MOSFET's body diode. However, a MOSFETbased inverter demonstrates good efficiency if the conduction of MOSFET body diode is restricted. The topology of Fig. 1b demonstrates 97.1% efficiency at 80 kHz as compared to 90.5% for IGBT inverter at the same frequency. The use of a SiC diode (zero reverse recovery) for an anti-parallel diode is critical to achieve this high efficiency.



Fig. 1 Schematic of the two level inverter power circuit a IGBT and MOSFET-based 2-level inverter

b Two-level MOSFET inverter with SiC reverse diode



Fig. 2 Comparison of efficiency of two-level inverter topologies

#### 2.2 Weight reduction strategy-II

The second weight reduction strategy is to use a MOSFETbased NPC three-Level inverter operating at high switching frequency. The biggest advantage of a using three-Level Inverter is that 500 V MOSFET can be used even for 540 Vdc link voltage. Further, dv/dt in a three-Level inverter is less and hence the EMI problem is much less in this inverter. Disadvantages of an NPC three-level inverter are (i) capacitor mid-point voltage imbalance, (ii) increased number of power devices and (iii) non-availability of standard inverter pack modules.

A detailed analysis of power loss for three-level inverter was carried out. Equations used for power loss analysis of an NPC three-Level Inverter are provided in Appendix 2. Preliminary analysis of the operation of a MOSFET-based hard-switched three-level inverter (as shown in Fig. 3a) reveals that appreciable reduction in power loss is not achieved unless the reverse recovery loss of the MOSFET body diodes are restricted. One MOSFET-based inverter topology is proposed in Fig. 3b. In this topology conduction of a MOSFET body diode is stopped by using one additional anti-parallel SiC diode (D2, and D4) and one FRED diode (D1, and D3) in series with the main MOSFETs (Q1 and O4) in each section of an inverter leg. It may be noticed that unlike a two-level inverter of Fig. 1b, in this topology the placement of the series diodes (D1 and D3) are critical to reduction of power loss. Diodes D1 and D3 are connected in series with MOSFETs Q1 and Q4, respectively, (not in series with Q2 and Q3) so as to avoid additional conduction loss during zero states.

A detailed analysis of power loss for three-level inverter is carried out using formulae given in Appendix 2. Comparison of efficiencies for a conventional IGBT-based three-level NPC inverter and two MOSFET-based NPC inverter topologies (as in Figs. 3a and b) are presented in Fig. 4. For IGBT-based NPC inverters 600 V, 35 A IGBTs (part number: IXDR35N60BD1 from IXYS) are used in this analysis. For a MOSFET-based inverter of Fig. 3a 500 V, 80 A MOSFET (part number: IXFR80N50P from IXYS) are used in this analysis. Same MOSFET is used for three-level inverter of Fig. 3b also. In addition, 1200 V SiC diode IDH15S120 is used as an anti-parallel diode and 200 V FRED Diode DPG60C200HB is used as series diodes D1, D3 etc. For clamping diode D5, D6 etc. 600 V SiC diode IDT16S60C is used.



**Fig. 3** Schematic of two level and three level power circuits a MOSFET-based three-level NPC inverter topology b MOSFET-based three-level inverter topology to avoid reverse recovery

b MOSFET-based three-level inverter topology to avoid reverse recovery loss of MOSFET body diode



Fig. 4 Comparison of efficiency of three-level inverter topologies

As seen in Fig. 4, efficiency of MOSFET-based three-level inverter of Fig. 3b can reach 98.5% efficiency at 80 kHz switching. It may be observed that for three-level NPC inverter topology of Fig. 3b, the efficiency of the inverter does not fall much as the frequency is increased. This is because of the fact that percentage contribution of switching loss in the total loss in this type of converter is very less.

#### 386 © The Institution of Engineering and Technology 2011



Fig. 5 Switching and conduction losses in various inverter topologies

This is one of the most attractive features of this topology as it allows one to increase the switching frequency of the inverter to very high value to take the advantage of filter weight reduction, with negligible penalty on the power loss (and hence the cooling system weight). Results of the analysis presented in Figs. 2 and 4 leads to the conclusion that the MOSFET-based two-level inverter of Fig. 1*b* and MOSFETbased three-level NPC inverter of Figs. 3*a* and *b* demonstrate acceptable energy efficiency (>97%) at higher switching frequency (in the range of 70–100 kHz).

Loss analysis in Appendices 1 and 2 provides switching and conduction loss data separately. Using these data, a comparison is presented in Fig. 5. Fig. 5 shows the contribution of switching and conduction loss to the overall energy loss in three inverters of Figs. 1b, 3a and b. Data in the chart of Fig. 5 reveals that percentage contribution of switching loss to the total power loss in MOSFET-based two-level inverter of Fig. 1b and MOSFET-based three-level inverter of Fig. 3a is high. At a switching frequency of 80 kHz contribution of switching loss is 46% of the overall power loss in MOSFET-based two-level inverter of Fig. 1b. The same for the MOSFET-based three-level inverter of Fig. 3a is 67%. MOSFET-based three-level NPC inverter of Fig. 3b is distinctively different from the other two inverter types as the percentage of switching loss in this inverter is very less (~16% only) as compared to the conduction loss.

Owing to this feature, the inverter topology of Fig. 3b is concluded as the best choice for operation at higher switching frequency and hence the best choice for weight reduction of inverter, provided the capacitor mid-point voltage imbalance issue and packaging of power switching devices are addressed.

The above analysis confirms that for operation from 540 V or lower DC link voltage, the design of three-Level NPC inverters is feasible with MOSFET that can have high switching frequency, in the range of 70-100 kHz. Such inverters are, however, not easy to design using IGBTs.

### 3 Three-level NPC inverter for ripple reduction in brushless PM motors with low inductance PM motor

This paragraph describes the advantage of using three-level NPC inverter for application to a motor controller where the

L/R ratio of the motor is very low. PM motors typically have low inductance owing to the long air-gap. In some PM motor designs a large air-gap is preferred to reduce flux harmonics. Many new designs of PM motors for electric vehicle and aero applications use ironless stator structure and this leads to very low inductance (<100  $\mu$ H). These types of very low inductance PM motors have the advantage of fast current control response and torque linearity.

The operation of such a permanent magnet motor with low inductance from a voltage source inverter demands very high switching frequency of the voltage source inverter to limit the ripple current in motor as well as in the inverter [28]. Specification of one motor used in the present design is as follows:

L: 150  $\mu$ H (per phase inductance) R: 0.5  $\Omega$  (per phase resistance) Maximum load current: 10 A DC link voltage: 540 Vdc

The goal of the present design is to limit the ripple current to 10% of the rated load current. It is revealed through analysis that ripple current in the motor cannot be limited to 10% unless switching frequency is increased to very high



**Fig. 6** *Requirement of external inductance value for two-level and three-level inverters at various switching frequencies to limit the current ripple to 10%* 

value (>100 kHz) or inductors are connected in series at the output of the inverter. Requirement of external inductance value at the output of inverter to limit the ripple current to 10%, are shown in Fig. 6.

From Fig. 6 it is concluded that three-level inverter drastically reduces the requirement of the external inductor at the output of inverter, as compared to two-level inverter. At 80 kHz switching frequency, requirement of inductor value at the output of three-level inverter is <25% of that required in

two-level inverter. This is one of the biggest advantages of using a three-level inverter over a two-level inverter where reduction in the weight of the filter inductor is critical.

# 4 Three-level NPC inverter for voltage THD reduction in UPS and similar application

This paragraph describes the advantage of using three-level NPC inverter for UPS or similar application where





b Line to line voltage waveform at the output of three-level inverter



Fig. 8 Frequency spectrum of two-level and three-level inverter output voltage

reduction of total harmonic distortion of output voltage is essential.

Two-level IGBT-based voltage source inverters are extensively used in low- and medium-power UPS application. As mentioned earlier, three-level inverters are commonly used in high-power application only. However, analysis in this paper proves that the MOSFET-based three-Level Inverter is a suitable and more attractive solution for low- and medium-power application too, particularly if operated at higher switching frequency. Three-level inverter operated at higher switching frequency not only provides higher efficiency than the two-level inverter, they help reducing the output filter size drastically. Figs. 7a and b show the voltage waveform at the output of two-level and three-level inverters.

Fig. 8 shows the frequency spectrum of these two-level and three-level voltage waveforms for switching frequency of 100 kHz. The horizontal axis in Fig. 8 represents order of harmonic (not the absolute harmonic value). Vertical axis represents harmonic amplitude as a percentage of fundamental frequency. From Fig. 8 it is concluded that three-level inverter drastically reduces the requirement of filter at the output of inverter, as compared to a two-level inverter. With 100 kHz switching frequency, two-level inverter produces 19% harmonics at the sidebands  $\sim 200$  kHz. The same for a three-level inverter is only 9.35%. In order to contain these harmonics to <1% one needs more than 25.6 dB attenuation in a two-level inverter and 19.4 dB attenuation in a three-level inverter. For L-C filter at inverter output with 0.47  $\mu$ F capacitor this calls for a 24  $\mu$ H inductor with a twolevel inverter and only 13.5 µH inductor with a three-level inverter.

### 5 Conclusion

Detailed analyses of power loss in two-level and three-level inverters are presented. Techniques of switching loss reduction in MOSFET-based two-level as well as three-level NPC inverters are presented. It is confirmed based on analytical results (MathCAD analysis) that a MOSFET-based three-level NPC inverter, with SiC anti-parallel diodes, demonstrates very high efficiency of 98.5% at 80 kHz switching frequency. Based on this analysis it is

*IET Power Electron.*, 2011, Vol. 4, Iss. 4, pp. 384–392 doi: 10.1049/iet-pel.2010.0027

concluded that MOSFET-based three-level inverters (as shown in Fig. 3b) are the most suitable solution for operation in low- and medium-power inverters in aero application where weight reduction is a critical requirement. MOSFET-based three-level inverters that switch at high switching frequency like 70-100 kHz can reduce the size of input and output filters substantially. MOSFET-based three-level inverters can therefore be successfully applied to medium and lower for permanent magnet motors drives where the motor inductance is low. MOSFET-based three-level inverters are also suitable for application to UPS or similar applications where THD of output voltage waveform is to be minimised.

### 6 References

- Lipo, T.A., Manjrekar, M.D.: 'Hybrid topology for multilevel power conversion'. U.S. Patent 06,005,788, assigned to Wisconsin Alumni Research Foundation, December 1999
- Lai, R., (Fred) Wang, F., Burgos, R.: 'A systematic topology evaluation methodology for high-density three-phase PWM AC-AC converters', *IEEE Trans. Power Electron.*, 2008, 23, (6), pp. 2665–2680
   Heldwein, M.L., Kolar, J.W.: 'Impact of EMC filters on the power
- 3 Heldwein, M.L., Kolar, J.W.: 'Impact of EMC filters on the power density of modern three-phase PWM converters', *IEEE Trans. Power Electron.*, 2009, 24, (6), pp. 1577–1588
- 4 Zhao, D., Ferreira, J.A., Roc'h, A., Leferink, F.: 'Common-mode DCbus filter design for variable-speed drive system via transfer ratio measurements', *IEEE Trans. Power Electron.*, 2009, 24, (2), pp. 518–524
- 5 Yamanaka, K., Yamada, K., Kumage, A., Terada, T.: 'Three-level neutral point clamping type inverter circuit'. US Patent 06,226,192, assigned to Kabushiki Kaisha Yaskawa Denki, May 2001
- 6 Lyons, J.P., Vlatkovic, V., Espelange, P.M., Esser, A.A.M., Want, F.F.: 'Five level high power motor drive converter and control system'. US Patent 06,058,031, assigned to General Electric Company, May 2000
- 7 Cheng, Y., Crow, M.L.: 'A diode-clamped multi-level inverter for the StatCom/BESS'. IEEE Power Engineering Society Winter Meeting, January 2002, vol. 1, pp. 470–475
- 8 Bernet, S., Bruckner, T., Stiemer, P.: 'Three-point converter and method for its operation'. US Patent 06,219,265, assigned to ABB Research Limited, April 2001
- 9 Agamy, M.S., Jain, P.K.: 'Performance comparison of single-stage three-level resonant AC/DC converter topologies', *IEEE Trans. Power Electron.*, 2009, 24, (4), pp. 1023–1031
- 10 Moir, I.: 'More-electric aircraft systems considerations'. IEE Colloquium on Electrical Machines and Systems for the More Electric Aircraft, 1999, ref. 1999/180, 10/1–10/9

- Rodríguez, J., Lai, J.-S., Peng, F.Z.: 'Multilevel inverters: a survey of topologies, controls, and applications', *IEEE Trans. Ind. Electron.*, 2000, 49, (4), pp. 724–738
- 12 Nabae, A., Takahashi, I., Akagi, H.: 'A new neutral-point clamped PWM inverter'. Proc. Industry Applications Society Conf., September/ October 1980, pp. 761–766
- 13 Peng, F.Z.: 'A generalized multilevel inverter topology with self voltage balancing'. Proc. IEEE Industry Applications Society Conf., October 2000, Vol. 3, pp. 2024–2031
- 14 Yuan, X., Barbi, I.: 'Fundamentals of a new diode clamping multilevel inverter', *IEEE Trans. Power Electron.*, 2000, 15, (4), pp. 711–718
- 15 Meynard, T.A., Foch, H.: 'Multi-level conversion: high voltage choppers and voltage-source inverters'. Proc. IEEE Power Electronics Specialist Conf., 1992, pp. 397–403
- 16 Hammond, P.W.: 'Medium voltage PWM drive and method'. U.S. Patent 05,625,545, assigned to Halmar Robicon Group, April 1997
- 17 Duba, G.A., Thaxton, E.S., Walter, J.: 'Modular static power converter connected in a multi-level, multi-phase, multi-circuit configuration'. U.S. Patent 05,933,339, assigned to Electric Boat Corporation, August 1999
- 18 Corzine, K.A., Familiant, Y.L.: 'A new cascaded multi-level H-bridge drive', *IEEE Trans. Power Electron.*, 2002, 17, (1), pp. 125–131
- 19 Corzine, K.A., Hardrick, F.A., Familiant, Y.L.: 'A cascaded multi-level H-bridge inverter utilizing capacitor voltages sources'. Proc. IASTAD Power Electronics Technology and Applications Conf., February 2003
- 20 Ogasawara, S., Takagaki, J., Akagi, H., Nabe, A.: 'A novel control scheme of a parallel current-controlled PWM inverter', *IEEE Trans. Ind. Appl.*, 1992, 28, (5), pp. 1023–1030
- 21 Ueda, F., Asao, M., Tsuboi, K.: 'Parallel-connections of pulsewidth modulated inverters using current sharing reactors', *IEEE Trans. Power Electron.*, 1995, **10**, (6), pp. 673–679
- 22 Corzine, K.A., Wielebski, M.W., Peng, F.Z., Wang, J.: 'Control of cascaded multi-level inverters', *IEEE Trans. Power Electron.*, 2004, 19, (3), pp. 732–738
- 23 Peng, F.Z., Lai, J.S.: 'A static var generator using a staircase waveform multilevel voltage-source converter'. Proc. Seventh Int. Power Quality Conf., Dallas, TX, September 1994, pp. 58–66
- 24 Cobreces, S., Bordonau, J., Salaet, J., Bueno, E.J., Rodriguez, F.J.: 'Exact linearization nonlinear neutral-point voltage control for singlephase three-level NPC converters', *IEEE Trans. Power Electron.*, 2009, 24, (10), pp. 2357–2362
- 25 Steimer, P.: 'Operating a power electronic circuit arrangement having multiple power converters'. U.S. Patent 06,009,002, assigned to Asea Brown Boveri, December 1999
- 26 Xiong, Y., Sun, S., Jia, H., Shea, P., Shen, Z.J.: 'New physical insights on power MOSFET switching losses', *IEEE Trans. Power Electron.*, 2009, 24, (2), pp. 525–531
- 27 Grbovic, P.J.: 'An IGBT gate driver for feed-forward control of turn-on losses and reverse recovery current', *IEEE Trans. Power Electron.*, 2008, 23, (2), pp. 643–652
- 28 Su, G.-J., Adams, D.J.: 'Multilevel DC link inveter or brushless permanent magnet motors with very low inductance'. IEEE IAS 2001 Annual Meeting, Chicago, Illinois, USA, 30 September-5 October 2001



Fig. 9 Current flowing out of one leg of two-level inverter

#### 7 Appendix 1

*Calculation of loss in two-level inverter:* In this section the method of calculation of losses in two-level inverters is described.

As shown in Fig. 9, current going out of the inverter from its pole to the load is considered as positive. During on-time, IGBT of the top switch conducts when the load current is positive and the anti-parallel diode of top switch conducts when the load current is negative. Energy loss in one leg of a two-level inverter is classified into the following four items:

1. Conduction loss (energy) in IGBT =  $Vce\_sat * I * (t)$  when current is positive.

2. Conduction loss (energy) in diode = Vf \* I \* (t) when current is negative.

3. Switching loss in IGBT is calculated using 'switching energy loss' data Esw = (Eon + Eoff) as provided in the IGBT datasheet, by scaling it to operating voltage and current. 4. Switching loss in Diode is calculated using 'reverse recovery loss' *Err*, data provided in the diode datasheet, by scaling it to operating current. Turn-on loss in diode is neglected as turning on of diode is primarily soft switching.

MathCAD equations for calculating the losses in an IGBT inverter are given below

Conduction loss in IGBT: (see (1)) Conduction loss in anti-parallel diode: (see (2)) Switching loss in IGBT: (see (3)) Switching loss in diode: (see (4))

$$E_{\text{ci_l}}(\phi, n) := \begin{vmatrix} \left[ V_{\text{CEO}} + r_{\text{CE}} I_{\text{p}} \left[ \phi, \left( n + \frac{1}{2} \right) T_{\text{sw}} \right] \right] D_1(n) T_{\text{sw}} I_{\text{p}} \left[ \phi, \left( n + \frac{1}{2} \right) T_{\text{sw}} \right] & \text{if } I_{\text{p}} \left[ \phi, \left( n + \frac{1}{2} \right) T_{\text{sw}} \right] > 0 \text{A} \\ \text{otherwise} \end{vmatrix}$$
(1)

$$E_{\text{cd}\_1}(\phi, n) := \begin{vmatrix} \left[ V_{\text{TO}} + r_{\text{T}} \middle| I_{\text{p}} \left[ \phi, \left( n + \frac{1}{2} \right) T_{\text{sw}} \right] \middle| \right] D_{1}(n) T_{\text{sw}} \middle| I_{\text{p}} \left[ \phi, \left( n + \frac{1}{2} \right) T_{\text{sw}} \right] \end{vmatrix} & \text{if } I_{\text{p}} \left[ \phi, \left( n + \frac{1}{2} \right) T_{\text{sw}} \right] < 0 \text{A} \qquad (2)$$

$$E_{\text{si}\_1}(\phi, n) := \begin{vmatrix} E_{\text{sw}} \frac{V_{\text{in\_max}}}{V_{\text{sw}}} \frac{I_p[\phi, (n+(1/2))T_{\text{sw}}]}{I_{\text{sw}}} & \text{if } I_p[\phi, (n+\frac{1}{2})T_{\text{sw}}] > 0\\ 0J & \text{otherwise} \end{cases}$$
(3)

$$E_{\mathrm{sd}\_1}(\phi, n) := \begin{vmatrix} \operatorname{Err} \frac{\left| I_{\mathrm{p}} \left[ \phi, \left( n + (1/2) \right) T_{\mathrm{sw}} \right] \right|}{I_{\mathrm{sw}}} & \text{if } I_{\mathrm{p}} \left[ \phi, \left( n + \frac{1}{2} \right) T_{\mathrm{sw}} \right] < 0 \tag{4}$$

MathCAD equations for calculating the losses in a MOSFET inverter are given below

Conduction loss in MOSFET: (see (5)) Conduction loss in anti-parallel diode: (see (6)) Switching loss in MOSFET: (see (7))

Switching loss in anti-parallel diodes is calculated using formula in (8)

$$E_{\text{sid}\_1}(\phi, n) := \begin{vmatrix} E_{\text{rr}} & \text{if } I_{\text{p}} \left[ \phi, \left( n + \frac{1}{2} \right) T_{\text{sw}} \right] < 0 \\ 0 \text{J otherwise} \qquad (8)$$

where  $Err := 0.25 V_{dc} trr I_{RM}$ 

### 8 Appendix 2

*Calculation of losses in a three-level inverter:* In this section the method of calculation of losses in three-level inverters is described.

The line current going out of the inverter from its pole to the load is considered as positive. Fig. 10 illustrates the pole voltage and line current for one leg of three-level NPC inverter. Switching and conduction periods of different power devices in one leg of an NPC inverter are derived by referring to Fig. 10. These conditions are summarised in Table 1. The conditions

are same for other two legs for three-phase operation, with respect to their own reference voltage and load current.

*Derivation of conduction loss in main switches:* Mathcad equations for calculating the losses in a MOSFET-based NPC inverter are described below:

Conduction loss in MOSFET (Q1): (see (9))

This condition in (9) corresponds to the row-1 of Table 1. Conduction loss in MOSFET (Q2): (see (10))

In (10), the first condition is derived from row-1 and row-2 of the Table 1 when load current and reference voltage are positive. As Q2 conducts during both of these conditions, there is no duty cycle expression appearing in the conduction loss calculation at this condition. The second condition in (10) is derived from row-4 of the Table 1 when load current is positive and reference voltage is negative.

Conduction loss in diode (D1 and D2): (see (11))

Condition in (11) corresponds to row-5 of the Table 1. The condition is same for anti-parallel diodes D1 and D2.

*Derivation of switching loss in main switches:* Turn ON energy loss (*Eon*) of MOSFETs is calculated using formula in (12).

$$Eon := 0.25 V_{dc}(tri + 0.5trr)(I_{C} + I_{RM})$$
(12)

where,  $V_{dc}$  is magnitude of DC bus voltage; 'tri' is rise time of

$$E_{\text{ci}\_1}(\phi, n) := \begin{vmatrix} \left[ \text{Rdson } I_{\text{p}} \left[ \phi, \left( n + \frac{1}{2} \right) T_{\text{sw}} \right] \right] D_{1}(n) T_{\text{sw}} I_{\text{p}} \left[ \phi, \left( n + \frac{1}{2} \right) T_{\text{sw}} \right] & \text{if } I_{\text{p}} \left[ \phi, \left( n + \frac{1}{2} \right) T_{\text{sw}} \right] > 0 \text{A} \\ \text{otherwise} \end{cases}$$
(5)

$$E_{\mathrm{cd}\_1}(\phi, n) := \begin{vmatrix} (V_t)D_1(n)T_{\mathrm{sw}} \middle| I_{\mathrm{p}} \bigg[ \phi, \left( n + \frac{1}{2} \right)T_{\mathrm{sw}} \bigg] \middle| & \text{if } I_{\mathrm{p}} \bigg[ \phi, \left( n + \frac{1}{2} \right)T_{\mathrm{sw}} \bigg] < 0 \mathrm{A} \\ 0 \mathrm{J} & \text{otherwise} \end{vmatrix}$$
(6)

$$E_{\text{si}\_1}(\phi, n) := \begin{vmatrix} \left[ E_{\text{off}} \frac{V_{\text{dc}}}{V_{\text{DC}}} \frac{I_{\text{p}}[\phi, (n+(1/2))T_{\text{sw}}]}{I_{\text{C}}} + 0.5V_{\text{dc}}(\text{tri}+0.5 \text{ trr}) \left[ I_{\text{p}}\left[\phi, \left(n+\frac{1}{2}\right)T_{\text{sw}}\right] + I_{\text{RM}} \right] \right] & \text{if } I_{\text{p}}\left[\phi, \left(n+\frac{1}{2}\right)T_{\text{sw}}\right] > 0 \text{A} \\ \text{otherwise} & \text{otherwise} \end{cases}$$

(7)

$$E_{\text{ci_l}}(\phi, n) := \begin{vmatrix} \left[ \text{Rdson } I_p \left[ \phi, \left( n + \frac{1}{2} \right) T_{\text{sw}} \right] \right] D_1(n) T_{\text{sw}} I_p \left[ \phi, \left( n + \frac{1}{2} \right) T_{\text{sw}} \right] & \text{if } I_p \left[ \phi, \left( n + \frac{1}{2} \right) T_{\text{sw}} \right] > 0 \text{A} \land V_{\text{avg}}(n) > 0 \text{V} \\ \text{otherwise} \end{cases}$$

$$(9)$$

$$E_{\text{ci}\_2}(\phi, n) := \left| \left[ \text{Rdson } I_{\text{p}} \left[ \phi, \left( n + \frac{1}{2} \right) T_{\text{sw}} \right] \right] I_{\text{p}} \left[ \phi, \left( n + \frac{1}{2} \right) T_{\text{sw}} \right] T_{\text{sw}} \text{if } I_{\text{p}} \left[ \phi, \left( n + \frac{1}{2} \right) T_{\text{sw}} \right] > 0A \land V_{\text{avg}}(n) > 0V \\ \left| \left[ \text{Rdson } I_{\text{p}} \left[ \phi, \left( n + \frac{1}{2} \right) T_{\text{sw}} \right] \right] D_{3}(n) T_{\text{sw}} I_{\text{p}} \left[ \phi, \left( n + \frac{1}{2} \right) T_{\text{sw}} \right] \quad \text{if } I_{\text{p}} \left[ \phi, \left( n + \frac{1}{2} \right) T_{\text{sw}} \right] > 0A \land V_{\text{avg}}(n) < 0V \\ \text{otherwise} \end{cases}$$
(10)

$$E_{\text{cd}\_1}(\phi, n) := \begin{vmatrix} (V_t)D_1(n)T_{\text{sw}} \middle| I_p \bigg[ \phi, \left(n + \frac{1}{2}\right)T_{\text{sw}} \bigg] \middle| & \text{if } I_p \bigg[ \phi, \left(n + \frac{1}{2}\right)T_{\text{sw}} \bigg] < 0 \text{A} \land V_{\text{avg}}(n) > 0 \text{V} \\ 0 \text{J} & \text{otherwise} \end{vmatrix}$$
(11)

*IET Power Electron.*, 2011, Vol. 4, Iss. 4, pp. 384–392 doi: 10.1049/iet-pel.2010.0027

391 © The Institution of Engineering and Technology 2011



Fig. 10 Pole voltage and line current in three-level NPC inverter

 Table 1
 Summary of conducting devices at various

 combinations of load current and reference voltage conditions

Row	Load current	Reference voltage	Pole voltage	Period in sw. interval	Conducting device
1	positive	positive	+Vdc/2	d	Q1, Q2
2	positive	positive	0	(1 – <i>d</i> )	CD1, Q2
3	positive	negative	-Vdc/2	d	D3, D4
4	positive	negative	0	(1 – <i>d</i> )	CD1, Q2
5	negative	positive	+Vdc/2	d	D1, D2
6	negative	positive	0	(1 – <i>d</i> )	CD2, Q3
7	negative	negative	-Vdc/2	d	Q4, Q3
8	negative	negative	0	(1 – <i>d</i> )	CD2, Q3

switching current in MOSFET, 'trr' is reverse recovery time of anti-parallel diode,  $I_{\rm C}$  is instantaneous load current and  $I_{\rm RM}$  is peak reverse recovery current of clamping diode and anti-parallel diodes.

Turn OFF energy loss (Eoff) of MOSFETs is calculated using formula in (13)

$$Eoff := 0.5 V_{\rm DC} tfa I_{\rm C}$$
(13)

where,  $V_{dc}$  is magnitude of DC bus voltage, tfa is fall time of

switching current in MOSFET and  $I_{\rm C}$  is instantaneous load current.

Switching losses in MOSFET Q1 and Q2 are calculated using (14) and (15), respectively. The conditions in these equations refer to row-1 and row-4 of Table 1, respectively. (see (14) and (15))

Reverse recovery loss in diodes

$$Err := 0.125 V_{dc} \operatorname{trr} I_{RM}$$
(16)

Reverse recovery energy loss in anti-parallel diodes and clamping diodes, are calculated using (16), where  $V_{dc}$ , trr and  $I_{RM}$  are as defined earlier.

Switching losses in anti-parallel diodes (D1 and D2) are calculated using (17) and (18), respectively. The condition in these equations corresponds to row-5 of Table 1.

$$E_{\text{sd.2}}(\phi, n) := \begin{vmatrix} E \operatorname{rr} & \text{if } I_{p} \left[ \phi, \left( n + \frac{1}{2} \right) T_{\text{sw}} \right] < 0 \land V_{\text{avg}}(n) > 0 \, \mathrm{V} \\ 0 \, \mathrm{J} & \text{otherwise} \end{vmatrix}$$

$$E_{\text{sd.l}}(\phi, n) := \begin{vmatrix} \text{Err} & \text{if } I_p \left[ \phi, \left( n + \frac{1}{2} \right) T_{\text{sw}} \right] < 0 \land V_{\text{avg}}(n) > 0 \forall \\ 0 \text{J} & \text{otherwise} \end{cases}$$

Switching loss in a clamping diode (CD1) is calculated using (19).

$$E_{\text{sdc\_1}}(\phi, n) := \begin{vmatrix} Err & \text{if } I_p \left[\phi, \left(n + \frac{1}{2}\right)T_{\text{sw}} \right] > 0 \\ 0J & \text{otherwise} \end{vmatrix}$$
(19)

Conduction loss in a clamping diode (CD1) is calculated using (20), where the condition of conduction period of clamping diodes corresponds to row-2 and row-4 of Table 1. (see (20))

The clamping diode CD1 conducts when load current is positive irrespective of the polarity of voltage reference.

$$E_{\text{si}\_1}(\phi, n) := \begin{vmatrix} \text{Eoff} \frac{0.5V_{\text{dc}}}{V_{\text{DC}}} \frac{I_p[\phi, (n+(1/2))T_{\text{sw}}]}{I_{\text{C}}} + 0.25 V_{\text{dc}}(\text{tri} + 0.5 \text{ trr}) \Big[ I_p[\phi, (n+\frac{1}{2})T_{\text{sw}}] + I_{\text{RM}} \Big] \Big] \\ \text{of therwise} \\ \text{if } I_p[\phi, (n+\frac{1}{2})T_{\text{sw}}] > 0 \text{A} \wedge V_{\text{avg}}(n) > 0 \text{V} \\ E_{\text{si}\_2}(\phi, n) := \begin{vmatrix} \text{Eoff} \frac{0.5V_{\text{dc}}}{V_{\text{DC}}} \frac{I_p[\phi, (n+(1/2))T_{\text{sw}}]}{I_{\text{C}}} + 0.25 V_{\text{dc}}(\text{tri} + 0.5 \text{ trr}) \Big[ I_p[\phi, (n+\frac{1}{2})T_{\text{sw}}] + I_{\text{RM}} \Big] \Big] \\ \text{of therwise} \\ \text{if } I_p[\phi, (n+\frac{1}{2})T_{\text{sw}}] > 0 \text{A} \wedge V_{\text{avg}}(n) < 0 \text{V} \\ \text{if } I_p[\phi, (n+\frac{1}{2})T_{\text{sw}}] > 0 \text{A} \wedge V_{\text{avg}}(n) < 0 \text{V} \\ \end{cases}$$
(14)

$$E_{\text{cdc\_1}}(\phi, n) := \begin{vmatrix} (V_t) D_3(n) T_{\text{sw}} \middle| I_p \left[ \phi, \left( n + \frac{1}{2} \right) T_{\text{sw}} \right] \middle| & \text{if } I_p \left[ \phi, \left( n + \frac{1}{2} \right) T_{\text{sw}} \right] > 0 \text{A} \\ \text{otherwise} \end{vmatrix}$$
(20)