

ACCEPTED MANUSCRIPT

Nanomagnetic Logic based Runtime Reconfigurable Area Efficient and High Speed Adder Design Methodology

To cite this article before publication: Santhosh Sivasubramani *et al* 2020 *Nanotechnology* in press <https://doi.org/10.1088/1361-6528/ab704b>

Manuscript version: Accepted Manuscript

Accepted Manuscript is “the version of the article accepted for publication including all changes made as a result of the peer review process, and which may also include the addition to the article by IOP Publishing of a header, an article ID, a cover sheet and/or an ‘Accepted Manuscript’ watermark, but excluding any other editing, typesetting or other changes made by IOP Publishing and/or its licensors”

This Accepted Manuscript is © 2020 IOP Publishing Ltd.

During the embargo period (the 12 month period from the publication of the Version of Record of this article), the Accepted Manuscript is fully protected by copyright and cannot be reused or reposted elsewhere.

As the Version of Record of this article is going to be / has been published on a subscription basis, this Accepted Manuscript is available for reuse under a CC BY-NC-ND 3.0 licence after the 12 month embargo period.

After the embargo period, everyone is permitted to use copy and redistribute this article for non-commercial purposes only, provided that they adhere to all the terms of the licence <https://creativecommons.org/licenses/by-nc-nd/3.0>

Although reasonable endeavours have been taken to obtain all necessary permissions from third parties to include their copyrighted content within this article, their full citation and copyright line may not be present in this Accepted Manuscript version. Before using any content from this article, please refer to the Version of Record on IOPscience once published for full citation and copyright details, as permissions will likely be required. All third party content is fully copyright protected, unless specifically stated otherwise in the figure caption in the Version of Record.

View the [article online](#) for updates and enhancements.

Nanomagnetic Logic based Runtime Reconfigurable Area Efficient and High Speed Adder Design Methodology

Santhosh Sivasubramani*, Venkat Mattela*, Rangesh P*, Chandrajit Pal* and Amit Acharyya*[†]

*Advanced Embedded Systems and IC Design Laboratory, Department of Electrical Engineering, Indian Institute of Technology (IIT) Hyderabad, India - 502285.

Email: [†]amit_acharyya@iith.ac.in

Abstract—In this study, we present a runtime reconfigurable nanomagnetic (RRN) adder design offering significant area efficiency and high speed operations. Subsequently, it is implemented using a micromagnetic simulation tool, by exploiting the reversal magnetization and energy minimization nature of the nanomagnets. We compute the carry and sum of the 1-bit full adder using only two majority gates comprising a total of 7 nanomagnets and single design layout. Consequently, the on-chip clocking schematic for the proposed RRN adder implementation for both horizontal and vertical layouts are introduced. The quantitative analysis of the required resources for higher bit adder architecture using the proposed design is performed and compared with state-of-the-art. The proposed design methodology leads to ~86 %, ~83 % and ~93 % reduction in the number of nanomagnets, majority gates and clock cycles respectively resulting in an area efficient and high speed RRN adder architecture.

Keywords—Asymmetric Nanomagnets, Binary Full Adder, In-plane Magnetization, Runtime Reconfigurable Nanomagnetic Adder, RRN Adder, On-Chip clocking

I. INTRODUCTION

Magnetic Quantum-dot Cellular Automata (MQCA) based nanomagnetic computing is a potential candidate to assist traditional CMOS computing [1]–[5] due to its inherent energy minimization nature and non-volatility. This MQCA based device propagates information using spins [6], and also plays a vital role in solving logic functionalities [7]–[13] contributing towards rebooting computing [1]. For the first time, MQCA based universal majority logic gates have been demonstrated using single domain ferromagnetic nanodots as a proof-of-concept [14]. Subsequently, the on-chip clocking implementation for MQCA devices have been shown [15]. To implement logic using such devices, the number of design layouts required is equal to the number of logic variations [14]. On the contrary, traditional CMOS devices compute the multiple logic variations by reconfiguring only one design layout at runtime. To realize the MQCA based devices on-chip, this advantage of CMOS devices should also be harnessed which will lead to an area efficient implementation.

Besides these aforementioned studies, researchers have also been looking into the realization of arithmetic circuits using MQCA elements that includes majority logic gates [14], interconnects and fanouts [16]–[18]. A nanomagnetic full adder circuit has been proposed using these MQCA elements [19]. Subsequently, a full adder architecture has been proposed using pipelined three input magnets [20]. Along side, researchers focused on the shape (S) engineering [21]–[23],

programmable inputs [23]–[28], positional (P) anisotropy [29] and SP hybrid anisotropy [30] of the nanomagnets pertaining towards enhanced area optimization and robustness. Adder implementation using slanted edge inputs [31] and 45 degree positioned [32] nanomagnets have been demonstrated. In the recently reported works, the authors' have shown the area efficient adder design methodology by introducing SP hybrid anisotropy based architecture [30] and the ferro-magnetically coupled fixed input majority gate based efficient adder design involving multiple replicas of the MQCA design layouts [33].

However, all these afore-stated recent design approaches focused only on area optimization and robustness of the adder architecture. To the best of author's knowledge, there is no existing design which focuses on both *runtime reconfigurability* and *low area, high speed* robust design to mitigate the challenges of realizing on-chip MQCA based devices. We introduce an simulation based proof of concept demonstration of the runtime reconfigurable nanomagnetic (RRN) adder architecture where the reversal magnetization and energy minimization nature of the nanomagnets were exploited. In addition, this is the first time demonstration of runtime reconfigurability of the adder using two serially connected majority gates resulting significant improvement in the area efficiency (~86 % reduction in the number of nanomagnets) and speed (~83 % & ~93 % reduction in the number of majority gates and clock cycles respectively).

This study is organized as follows: section II details the proposed methodology, section III elaborates the results, analysis and section IV draws the conclusion.

II. PROPOSED METHODOLOGY

To realize higher bit addition operation using state-of-the-art MQCA based logic design as shown in Table. I , the number of design layouts required has significantly increased in the order of 2^{2b+1} for every b bit adder. As an example if we consider 8 bit adder, $2^{2 \times 8 + 1} = 131072$ number of truth table variations needs to be performed using multiple design layouts. To mitigate this, we propose the following nanomagnetic logic (NML) based runtime reconfigurable architectural design methodology. The output of the 1 bit full adder namely carry (C_0) and sum (S) are defined by the following boolean equations [34] where A, B, C_i are the inputs.

$$C_o = AB + BC_i + AC_i \quad (1)$$

$$S = ABC_i + A'B'C_i + A'BC'_i + AB'C'_i \quad (2)$$




Fig. 1: (a,b) Three input MQCA majority gate with its fixed input ($C_i = 0, 1$ for each set of AB input combinations) coupled ferromagnetically to one of its primary operands (FMG1,2) (c) Circuit representation of the proposed Runtime Reconfigurable Nanomagnetic (RRN) adder using FMG (where the inversion function to the sum output is ignored for 010 and 101 input combinations) (d) Proposed column based 1 bit RRN adder design layout with varied aspect ratio driver nanomagnets (Layout A) with input operands A, B, carry-in (C_i) and C_o, S as the outputs (DM - Driver Nanomagnet) (e,f) proposed 1 bit RRN adder with varied aspect ratio asymmetric standalone inputs (Layout B, C respectively) (g1) proof of concept operational illustration of 1 bit RRN adder (Layout C) at Reset state (g2-g4) Operations at low, medium and high field values applied at instances 1,2 and 3 (either in +x or -x). Direction indication is shown along with the legends.

It can be observed from equation (1) and (2) that C_o is in two variables form and S is in three variables form. The proposed RRN adder is designed using the ferromagnetically coupled fixed input majority gate referred here as FMG, depicted in Fig. 1(a,b). The output of the FMG (m) is obtained by adopting boolean optimization [33] which can be represented in two variables form as equation (3)

$$m = ab' + b'c_i + ac_i \quad (3)$$

and in three variables form as equation (4).

$$m = abc_i + a'b'c_i + ab'c_i + ab'e_i \quad (4)$$

Equations (1), (3) and (2), (4) can be correlated to obtain C_o and S from m . Similarly, a, b, c_i of FMG can be correlated as A, B, C_i and the corresponding circuit representation of the proposed RRN adder (where the inversion function to the sum output is ignored for 010 and 101 input combinations) using FMGs 1 and 2 (cf. Fig.1(a,b)) is depicted in Fig.1(c). FMGs 1 and 2 in Fig.1(c) can now be replaced with their corresponding nanomagnetic representation (cf. Fig.1(a,b)) as

depicted in Fig.1(d) which is named as Layout A. All the input (ABC_i) oval shaped nanomagnets of FMGs 1 and 2 are driven by their corresponding driver nanomagnets (DM1, DM2 and DM3) represented in black color. We noted the redundancies in this design, the fixed input C_i (to cater for the three input logic operation, for one value of C, A and B will have four different combinations. Hence C is relatively fixed compared to A and B.) in FMG 1 and FMG 2 is found to be identical and hence we propose to replace it by one nanomagnet acting as a common input (represented in golden color) for both FMGs thus leading to RRN adder Layout A resulting in 12.5 % area reduction. The input logic combinations of $A = 0, B = 1, C_i = 0$ and its inverse requires the sum output to be inverted for non-reconfigurable binary full adder [33], however the RRN adder design proposed here neglects this inversion function with correspondence to the output grouping tabulation presented in Table II.

TABLE II: Output (C_o, S) grouping of 1 bit binary full adder along with their corresponding inputs where A, B are the inputs 1, 2 and C_i is the fixed input

Output Grouping of 1 bit binary full adder			
AB (Inputs 1,2)	C_i (fixed input)	C_oS (Output)	Group (Grp)
00	0	00	Grp i
11	1	11	Grp ii
00	1	01	Grp iii
01	0	01	Grp iii
10	0	01	Grp iii
01	1	10	Grp iv
10	1	10	Grp iv
11	0	10	Grp iv

This RRN adder design can further be optimized for reduction in the device footprint by exploiting shape anisotropy of the nanomagnets. We reproduced the proposed Layout A with standalone input nanomagnets (slanted edge) which leads to Layout B as depicted in Fig.1(e), requiring only seven nanomagnets constituting FMG1, FMG2 (represented in blue, green color). Layout B is reproduced with swapping of nanomagnets as a simulation based proof of concept demonstration which gives Layout C as shown in Fig.1(f). On the contrary to Layout B, the length of the standalone input nanomagnets A and C_i are interchanged for a proof of concept demonstration. Our main goal is to achieve runtime reconfigurability, so-far the design layouts has been introduced. Now, to attain the reconfigurable design i.e. to achieve all the output groupings as presented in table II using single design layout, we define the following postulates P1 and P2.

P1 Different aspect ratio nanomagnets have varied metastable logic states against their preferred anisotropy.

P2 To facilitate a state transition among the varied length nanomagnets, it requires variation in the external clocking field applied (increasing / decreasing field) [24]–[26].

In-line with the postulates P1 and P2, length of the nanomagnets DM1, DM2, DM3 of Layout A (cf. Fig.1(d)) and A, B, C_i of Layout B and C (cf. Fig.1(e,f)) are of three distinct lengths. It can be noted that the varied aspect ratio nanomagnets are energized by different fields (H_{Clock}). To attain reconfigurability, varied H_{Clock} is required to switch the magnets of different sizes, which can also be inferred as, without changing the design layout, different output configurations can be attained by changing the field. In this regard it is important to study the length-field relationship. To begin with, we define the following postulates P3 and P4 which aids in defining this length-field relationship and to attain reconfigurability.

P3 If the length of nanomagnet is increased along its easy axis, it also increases its coercivity in that direction and the fringing field interactions between nanomagnets allow the nanomagnet to settle in its relaxed state.

P4 To re-evaluate a magnetic circuit (reversing the atomic dipoles), higher or lower field is required to switch more dipoles resulting in a net vector (Up \uparrow or Down \downarrow) along that axis [23], [27].

As stated in P3 and P4, the relation between varying length of the nanomagnet and the applied field is dependent on the placement of the nanomagnets and the energy barrier. Thus to establish the Length-Field relationship and to attain ferro, antiferro-magnetic coupling, the nanomagnets are arranged in different orientations as detailed below.

$$H_{Dipole} = [3\hat{r}(m \cdot \hat{r}) - m]/|r^3| \quad (5)$$

The required dipole field (H_{Dipole}) to facilitate dipole-dipole interaction in bistable single-domain nanomagnets is computed using the equation (5) [35] in which the distance between the nanomagnets is given by r and magnetic moment is given by m . As the dipole coupling strength is dependent on r^{-3} , the nanomagnets should be placed appropriately to avoid low dipole coupling which may lead to metastability. If the energy

barrier between the two stable states (Up or Down) is higher, an external clocking field is required to switch the states. **Operational Illustration:-** The proof of concept operational illustration of 1 bit RRN Adder using Layout C (slanted edge nanomagnets) is depicted in Fig.1(g1-g4). Initially the Layout C is allowed to relax to its stable position with H_{Clock}^R (orange colored arrow) as illustrated in Fig.1(g1). Then the same design layout is subjected to three different H_{Clock} namely H_{Clock}^L , H_{Clock}^M and H_{Clock}^H represented in yellow, golden and red colored arrows respectively as shown in Fig.1(g2-g4), where $H_{Clock}^R > H_{Clock}^H > H_{Clock}^M > H_{Clock}^L$. As illustrated in Fig.1(g2) by applying H_{Clock}^L only one nanomagnetic state (C_i) is switched. With the applied H_{Clock}^M and H_{Clock}^H , three input nanomagnets (C_i, B, B') states are switched as shown in Fig.1(g3), and all the five input nanomagnetic states are switched (C_i, B, B', A, A) as shown in Fig.1(g4) respectively. All the state transitions and non transitioned states are represented in green and blue colored nanomagnets (cf. Fig. 1). In view of above, as we have illustrated the operation of adder with varied size nanomagnets resulting reconfigurability under different fields in a single layout. Now, we define the parametric model for its generalized usage as depicted in Fig. 2 and Table III (derived from the Exp3P2 fit). The proposed RRN design methodology is generic and hence we extended it to the state-of-the-art sub 180 & 250 nm designs not limiting ourselves to the proposed sub 50 nm design. Layout C- RRN adder has been superimposed on the plot to show the state transitions of different aspect ratio nanomagnets with their corresponding field values (cf. Fig. 1(g2-g4)).




Fig. 2: Relationship between the length of the slanted edge nanomagnets, driver nanomagnets and the applied field. The inset Layout C shows the state transitioned and no state transitioned states of the varied size nanomagnets shown in green and blue color respectively (cf. Fig. 1(g1-g4)).

As an example, if the length of one nanomagnet is 40nm, the length of other two nanomagnets are set to be 28nm and 20nm, to aid state transition among the varied length nanomagnets with varying H_{Clock} . With the lowest applied field (0.25 Tesla), the magnetic state of the least sized nanomagnet (20 nm) is switched, whereas the magnetic states of the medium

TABLE III: The generalized equation to calculate corresponding field values for a particular length and vice versa for the proposed RRN adder design respectively for sub-50, 180 & 250 nm design nodes

Equation	$y = \exp(a + b \times x + c \times x^2)$		
Reduced Chi-Sqr	4.45×10^{-4}	4.72×10^{-5}	1.21×10^{-4}
Adjusted R-Square	0.88749	0.99622	0.83303
		Value	Standard Error
Sub-50 nm	a	-1.88913	0.81221
	b	0.02894	0.05527
	c	-1.17×10^{-4}	8.85×10^{-4}
Sub-180 nm	a	-0.73186	0.51232
	b	-0.02432	0.0078
	c	1.28×10^{-4}	2.77×10^{-5}
Sub-250 nm	a	-2.15834	0.51364
	b	-0.00181	0.00636
	c	1.37×10^{-5}	1.81×10^{-5}

(28 nm) and large (40 nm) sized nanomagnets remain to be same. On the other hand, the magnetic states of medium, least sized nanomagnets are switched with the H_{Clock} of 0.3 Tesla, and the applied 0.4 Tesla switches the states of all three input nanomagnets. We have formulated a generalized model, defining the relation between the external field requirements with the varying length of the nanomagnets for sub-50 nm, 180 nm and 250 nm designs respectively as tabulated in Table III which is derived from the Exp3P2 fit. From which we can infer that two of the three input nanomagnets are to be set at 50 % and $\sim 30\%$ -40 % decrease in length compared to the length of the third input nanomagnet with fixed width and thickness. For brevity, the simulation methods and the parameters are specified in the appendix A. Our proposed design maintains the minimum geometric anisotropic ratio of the nanomagnets height : width to be 2 : 1, and/or each nanomagnet with a minimum thickness, height of 6nm, 20nm respectively to avoid premature bits flip during computation [33], [36]–[39]. Fig. 3(a-e) portrays the envisaged on-chip clocking schematic for the RRN adder for 1, ..., 64 bit addition operations. The requirement of on-chip clocking is recently established and researchers [40], [41] are working towards the implementation of varying clocking methodologies for the MQCA based nanomagnetic computing. Our proposed clocking schematic is generic and can be used with the existing clocking implementations as well as envisaged futuristic implementations. This includes integrating MQCA elements with a spintronic interface, strain based clocking, clocking by current, traditional copper clocking, and the graphene clocking [42]–[46]. Fig. 3(a) depicts the clocking for the RRN 1 bit adder, which is represented as block 1 (M-1bit). 4:1 Mux is employed for choosing the direction and value of the applied field (H_{Clock}) for varied input logic states. We introduce here, two different layouts of clock scheme namely horizontal (cf. Fig. 3(b-c)) and vertical (cf. Fig. 3(d)) layout enabling the IC scalability. To obtain 2 bit RRN adder, block 1 (1 bit module) is to be used two times along with the interconnects (further discussion on intermodule communication is omitted for brevity which is out-of-scope of this study) as shown in Fig. 3(b). 16 bit module can be achieved by using 2 bit module is used 8 times and 64 bit module is achieved by reusing 16




Fig. 3: Envisaged schematic of On-Chip clocking implementation for RRN adder. (a) 1 bit RRN adder along with the 4:1 multiplexer for selecting required magnetization value envisaged with coil for magnetic field generation connected with analog to digital converter (inputs) and the outputs connected to digital to analog converter (b-c) clock scheme for 2, 16 bit RRN adder horizontal layout and the blue colored small arrow represents interconnects between output and input of 2 modules for illustrative purpose (d) Vertical layout clock scheme for 64 bit RRN adder using M-16bit modules.

bit module 4 times as depicted in Fig. 3(c,d). This approach is similar to the traditional CMOS based design where the higher bit operations are achieved by reusing the basic module multiple times. Thus our proposed RRN adder exhibits its potentiality for inclusion in the library of the existing and upcoming CAD tools [47]–[49] for automating nanomagnetic logic design.

III. RESULTS AND ANALYSIS

The micromagnetic simulation results of the proposed RRN adder (section II) Layouts A, B and C are illustrated in Fig. 4(a1,a2,a3,a4), 4(b1,b2,b3,b4) and 4(c1,c2,c3,c4) respectively. The output of 1 bit binary nanomagnetic full adder (C_oS) are 00 ($\downarrow\downarrow$), 11 ($\uparrow\uparrow$), 01 ($\downarrow\uparrow$), 10 ($\uparrow\downarrow$). Once an external clocking field is applied, DMs 1,2 & 3 bias the input magnets and it tends to switch their magnetic dipoles from its hard axis to the easy axis. During this transition, the dipoles are in the meta stable state and when the field is removed it allows the dipoles to relax and settle down to the direction (\uparrow or \downarrow) which depends on the direction of the clocked field either in +x or -x axis. With the initially applied 0.25 Tesla in -x axis (cf. Fig. 4(a1)) DM1, DM2 and DM3 are allowed to relax to its final stable state ($\downarrow\downarrow\uparrow$) leading to the output ($\downarrow\uparrow$). Subsequently, the layout is subjected to the reversal magnetization of 0.3 Tesla (in the +x axis. cf. Fig. 4(a2)). With this medium value amongst the fields used, it is capable of re-orienting only the magnetic dipoles of the medium length (DM2) and smaller length (DM1) DMs, except the lengthier DM3. Compared to

TABLE IV: Performance comparison of the proposed RRN adder with the state of art. Quantitative analysis is presented for higher bit nanomagnetic adders with the performance metrics comprising of number of nanomagnets contributing towards the design area, number of majority gates and clock cycles contributing towards the design speed.

Design	No. of Nanomagnets (NM), Majority Gate (MG) & Clock Cycles (CC) for nanomagnetic adder implementation								
	1 bit adder			16 bit adder			64 bit adder		
	NM	MG	CC	NM	MG	CC	NM	MG	CC
[18]	$4 \times 28 = 112$	$4 \times 4 = 16$	$(2 \times 4) \times 4 = 32$	$(16 \times 112) + (15 \times 3) = 1837$	$16 \times 16 = 256$	$16 \times 32 = 512$	$(64 \times 112) + (63 \times 3) = 7357$	$64 \times 16 = 1024$	$64 \times 32 = 2048$
[19]	$4 \times 21 = 84$	$4 \times 3 = 12$	$(2 \times 4) \times 2 = 16$	$(16 \times 84) + (15 \times 3) = 1389$	$16 \times 12 = 192$	$16 \times 16 = 256$	$(64 \times 84) + (63 \times 3) = 5565$	$64 \times 12 = 768$	$64 \times 16 = 1024$
[31]	$4 \times 18 = 72$	$4 \times 4 = 16$	$(2 \times 4) \times 4 = 32$	$(16 \times 72) + (15 \times 3) = 1197$	$16 \times 16 = 256$	$16 \times 32 = 512$	$(64 \times 72) + (63 \times 3) = 4797$	$64 \times 16 = 1024$	$64 \times 32 = 2048$
[30]	$4 \times 14 = 56$	$4 \times 3 = 12$	$(2 \times 4) \times 2 = 16$	$(16 \times 56) + (15 \times 3) = 941$	$16 \times 12 = 192$	$16 \times 16 = 256$	$(64 \times 56) + (63 \times 3) = 3773$	$64 \times 12 = 768$	$64 \times 16 = 1024$
RRN adder	$1 \times 7 = 7$	$1 \times 2 = 2$	$(1 \times 1) \times 1 = 1$	$(16 \times 7) + (15 \times 1) = 127$	$16 \times 2 = 32$	$16 \times 1 = 16$	$(64 \times 7) + (63 \times 1) = 511$	$64 \times 2 = 128$	$64 \times 1 = 64$




Fig. 4: Micromagnetic simulation output of the proposed RRN design representing the varying outputs along with their required dynamic magnetization values. The direction of the magnetization and field intensity is shown with red, gold and yellow colored arrows representing high, medium and low field values respectively. (a1-a4) Representation of Layout A using oval shaped driver nanomagnets where the ferromagnetically coupled primary input driver nanomagnet is set to be the small sized (cf. Fig.1(d)) (b1-b4) Representation of Layout B using standalone slant edged input nanomagnet where the ferromagnetically coupled primary input is set to be the small sized (cf. Fig.1(e)) (c1-c4) Representation of Layout C using slanted edge input nanomagnets where the fixed input is set to be the small sized (cf. Fig.1(f)) for all four output categories with varying H_{Clock} .

state is settled down to its reevaluated magnetic states ($\uparrow\uparrow$). From Fig. 4(a2), it is evident that the magnetic logic states of DM1 and DM2 is shifted antiferromagnetically ($\uparrow\downarrow$) from its initial state ($\downarrow\downarrow$), whilst the initial and final states (\uparrow) of DM3 remaining unchanged. This is because, the applied field is not sufficient enough to switch the dipoles of the DM3, as stated by the postulates mentioned in section II. On applying the reversal magnetization value of 0.4 Tesla (along $-x$ axis. cf. Fig. 4(a3)) leads the magnetic dipoles to settle in the antiferromagnetic counterpart of its former (Fig. 4(a2)). The final stable state gives the output ($\downarrow\downarrow$) with their corresponding inputs settled to $\downarrow\downarrow\downarrow$. After the final stable states are obtained, the layout is subjected to the reversal magnetization dynamics of 0.3 Tesla (clocking field in the $+x$ axis. cf. Fig. 4(a4)). With this medium value amongst the fields used, it is capable of re-orienting only the magnetic dipoles of the medium length (DM2) and smaller length (DM1) DMs, except the lengthier DM3. Thus leading to the output ($\uparrow\downarrow$) which comprises the input combinations as $\uparrow\uparrow\downarrow$ or $\uparrow\uparrow\downarrow$ or $\downarrow\uparrow\uparrow$. The similar approach is followed for all other remaining cases (Layout B and C). The proposed design methodology is generic and can be implemented using slanted edge and 45 degree aligned nanomagnets. All the logic variations of the adder can therefore be achieved using one design layout (reconfigured in runtime) with different applied H_{Clock} as shown in Fig. 4.

The performance comparison parameters of the proposed RRN adder with the state of art is tabulated in Table IV along with the quantitative analysis of the higher bit adder and the corresponding percentage reduction shown in Fig. 5. With reference to the Table IV, we have formulated the generalized equations (6),(6a),(6b) for computing the required number of nanomagnets (NM), majority gates (MG) and clock cycles (CC) respectively for the implementation of nanomagnetic adder as follows:

$$(n \times (a \times b)) + ((n - 1) \times y) = n_{NM} \quad (6)$$

$$n \times (a \times b) = n_{MG} \quad (6a)$$

$$n \times ((x \times a) \times b) = n_{CC} \quad (6b)$$

where; n = number of input bits (1,2,8,16,32 & 64), y = number of required interconnects of multiple bit adder, a = number of design configurations required for 1 bit full adder design, b =

the former (Fig. 4(a1)) final stable states, the current design




Fig. 5: Comparative percentage reduction of the number of majority gates, nano magnets and clock cycles of the proposed RRN adder architecture design to the state-of-the-art design methodologies. the proposed design yields $\sim 86\%$, 83% and 93% reduction in the number of nano magnets, majority gates and clock cycles respectively

number of NM/MG/CC required for the implementation of one truth table entry of 1 bit full adder design, x = virtual clocking parameter ($=2$ for state of art adders and $=1$ for the proposed RRN adder); n_{NM} , n_{MG} & n_{CC} are the total required number of NM, MG & CC respectively for higher bit nanomagnetic adder implementations. The proposed column based RRN adder architecture requires only 7 NMs constituting 2 MGs to cater for the logic variations with a single design layout reconfigured runtime. Designing a 64 bit adder using the existing 1 bit nanomagnetic adder requires the following:- NMs: 7357 [18], 5565 [19], 4797 [31], 3773 [30]; MGs: 1024 [18], 768 [19], 1024 [31], 768 [30]; & CCs: 2048 [18], 1024 [19], 2048 [31], 1024 [30] depending on the design opted as tabulated in Table IV and Fig. 5. The same 64 bit adder can be achieved using the proposed RRN adder using only 511 NMs, 128 MGs and 64 CCs. Thus resulting in, $\sim 86\%$ reduction in the number of required number of NMs and $\sim 83\%$, $\sim 93\%$ reduction in the number of required MGs, CCs compared to the state of art, resulting in an efficient RRN adder design.

In a nutshell, this is the first of its kind computational modeling and simulation based demonstration of the runtime re-reconfigurability of the accurate adder using two serially connected majority gates resulting significant improvement in the area efficiency ($\sim 86\%$ reduction in the number of nanomagnets) and speed ($\sim 83\%$ & $\sim 93\%$ reduction in the number of majority gates and clock cycles respectively) Consequently, the on-chip clocking schematic for the proposed RRN adder implementation for both horizontal and vertical layouts are introduced for the first time to the best of authors' knowledge. For the first time, we have formulated

the generalized equations to perform the quantitative analysis of the required resources (number of nanomagnets (NM), majority gates (MG) and clock cycles (CC)) for higher bit adder architecture implementation. Relationship between the length of the slanted edge nanomagnets, driver nanomagnets and the applied field and the generalized equation based model to calculate corresponding field values for a particular length and vice versa for the proposed RRN adder design respectively for sub-50, 180 & 250 nm design nodes have been proposed for the first time.

Thus the proposed design of RRN adder excels in the zone of: (a) area (with the lowest required no. of NMs), (b) speed (with the lowest required no. of MGs, CCs), (c) logic functionalities (error free operations, reproducible and stable system achieved by using FMG and SP hybrid architecture) (d) runtime reconfigurability.

IV. CONCLUSION

In this study, we proposed the MQCA based area efficient and high speed runtime reconfigurable nanomagnetic (RRN) adder design and its implementation. Three layouts have been proposed for enhanced optimization of the RRN adder. Our proposed design results in $\sim 86\%$ reduction in the number of nanomagnets and $\sim 83\%$, $\sim 93\%$ reduction in the number of majority gate operations, clock cycles compared to the state-of-the-art. The proposed adder architecture possess the advantages of reduced fabrication complexity and higher integration density owing to its simpler design and lesser elements (7 nanomagnets). Quantitative analysis of the higher bit adder implementation and the introduced on-chip clocking scheme, for the proposed RRN adder attempts to make nanomagnetic computing element libraries for computer aided design tools. The harmony between the proposed in-plane design with out-of-plane [50] and multi-layer design possess the potential for exploration towards building hybrid MQCA design approaches.

APPENDIX

We opted for Object Oriented MicroMagnetic Framework (OOMMF) [51] an open source tool, as the researchers vividly use it for designing, validating and reporting, owing to its reproducible and reliable system development that aids in the real-time realization of the developed theoretical models [7], [9], [10], [14], [16], [17], [19]–[23], [30], [31]. In OOMMF, 3D spins on 2D mesh cells are relaxed using Landau-Lifshitz PDE solver. Spin orbit coupling interaction gives rise to magnetic anisotropic energy. Reverse magnetization dynamics is applied and solved to design a RRN Adder with logic variations utilizing a single design layout. Stoner Wohlfarth model is applied for magnetization rotation to place 45° aligned single-domain nanomagnets. Slanted edge of the nanomagnets aids in achieving standalone inputs and all its magnetic moments are aligned in the easy (long) axis. The direction of the slant edge determines the final state (M_y) (relaxed state) of the nanomagnet upon removal of the applied field (X component).

Simulation parameters for this study reported here are as follows: We have used permalloy (Py) (78.5 % nickel, 21.5 % iron composition) magnetic dots which is a pronounced polycrystalline soft magnetic material with uniaxial anisotropy constant value set as zero (ie., low coercive field) and larger exchange energy comparatively to the magnetocrystalline anisotropy energy (MAE) [52], [53]. In lieu of time, the maximum torque — $m \times h$ — set to 10^{-5} A/m, with damping coefficient of 0.25, saturation magnetization of 800×10^3 A/m and the exchange stiffness constant of 13×10^{-12} J/m [30]. A hierarchical layout editor CleWin [54] developed by WieWeb software has been used for modeling adder architecture. By adopting the state-of-the-art FEBID lithographic technique [55], experimental realization of fine nanomagnetic structures of the proposed design is possible supporting our simulation study of sub-50 nm design. Design specifications for RRN adder are as: Layout A) 10nm x 30nm area; 10 nm thickness and antiferromagnetic and ferromagnetic coupling wall separation of 10 nm — 15 nm for oval nanomagnets with the dimension of input driver nanomagnets as: DM1: 20 nm x 20 nm; 15 nm; DM2: 20 nm x 24 nm; 15 nm; DM3: 20 nm x 40 nm; 15 nm thickness as illustrated in Fig.1(d). Layout B) Dimensions of input standalone nanomagnet: A: 15 nm x 20 nm x 10 nm d; B: 15 nm x 24 nm x 10 nm; C: 15 nm x 40 nm x 10 nm dimensions for slanted edge nanomagnets as illustrated in Fig.1(e). Layout C) Dimensions of input standalone nanomagnet: A: 15 nm x 40 nm x 10 nm d; B: 15 nm x 24 nm x 10 nm; C: 15 nm x 20 nm x 10 nm dimensions for slanted edge nanomagnets as illustrated in Fig.1(f). Design specifications of the RRN adder leads to an area occupancy of Layout A; Layout B; Layout C as 15750 nm²; 8320 nm²; 8800 nm². The RRN Adder proposed here is simulated with sub-50 nm design node which requires special attention during fabrication (in spite of its earlier experimental realization of slanted edges and 45 degree aligned nanomagnets), which could be better realizable with the modern lithographic fabrication techniques [56], [57].

ADDITIONAL INFORMATION

These authors declare no competing financial / non-financial interests.

AUTHOR INFORMATION

ORCID iDs: Amit Acharyya: 0000-0002-5636-0676 ;
Santhosh Sivasubramani: 0000-0003-1607-0989

S.S. and A.A. conceived the idea. S.S. designed and modeled the theoretical setup. S.S. and R.P. designed the structurally improvised 1 bit adder. S.S. implemented the FMG based RRN Adder, carried out the micromagnetic simulations, analyzed the results and wrote the paper. V.M. and C.P. revised the paper. A.A. supervised the study and revised the paper. All authors discussed the results and commented on the manuscript.

REFERENCES

- [1] IEEE, Rebooting Computing. International Roadmap for Devices and Systems. (2016) at <https://rebootingcomputing.ieee.org>
- [2] Porod, W. et al., Better computing with magnets - The simple bar magnet, shrunk down to the nanoscale, could be a powerful logic device. *IEEE Spectrum* 52, 44-60, doi:10.1109/MSPEC.2015.7226612 (2015).
- [3] N. D Souza, A. Biswas, H. Ahmad, M. S. Fashami, et al "Energy-efficient switching of nanomagnets for computing: straintronics and other methodologies," *Nanotechnology*, vol. 29, p. 442001, 2018.
- [4] Cowburn, R. P. et al., Room Temperature Magnetic Quantum Cellular Automata. *Science* 287, 1466-1468, doi:10.1126/science.287.5457.1466 (2000).
- [5] Grundler, D., Nanomagnonics around the corner. *Nature Nanotechnology* 2016, 11, 407.
- [6] Cowburn, R. P., Probing antiferromagnetic coupling between nanomagnets. *Physical Review B* 2002, 65 (9), 092409.
- [7] Orlov, A.; et al., Magnetic Quantum-Dot Cellular Automata: Recent Developments and Prospects. *Journal of Nanoelectronics and Optoelectronics* 2008, 3 (1), 55-68.
- [8] Bernstein, K., et al., "Device and Architecture Outlook for Beyond CMOS Switches," *Proceedings of the IEEE*, vol. 98, pp. 2169-2184, 2010.
- [9] Csaba, G.; et al., Nanocomputing by field-coupled nanomagnets. *IEEE Transactions On Nanotechnology* 2002, 1 (4), 209-213.
- [10] Carlton, D. B.; et al., Simulation Studies of Nanomagnet-Based Logic Architecture. *Nano Letters* 2008, 8 (12), 4173-4178.
- [11] M. Salehi-Fashami, M. Al-Rashid, W.-Y. Sun, P. Nordeen, S. Bandyopadhyay, A. C. Chavez, G. P. Carman, J. Atulasimha, "Binary information propagation in circular magnetic nanodot arrays using strain induced magnetic anisotropy," *Nanotechnology*, vol. 27, p. 43LT01, 2016.
- [12] Arava H, Derlet P M, Vijayakumar J, Cui J, Bingham N S, Kleibert A and Heyderman L J 2018 Computational logic with square rings of nanomagnets *Nanotechnology* 29 265205
- [13] Breitkreutz S et al 2014 The 2014 magnetism roadmap, section nanomagnetic logic *J. Phys. D: Appl. Phys.* 47 333001
- [14] Imre, A. et al. Majority Logic Gate for Magnetic Quantum-Dot Cellular Automata. *Science* 311, 205 (2006).
- [15] Alam, M. T. et al. On-Chip Clocking for Nanomagnet Logic Devices. *IEEE Transactions on Nanotechnology* 9, 348-351, doi:10.1109/TNANO.2010.2041248 (2010).
- [16] E. Varga, A. et al., "Experimental Demonstration of Fanout for Nanomagnetic Logic," *IEEE Transactions on Nanotechnology*, vol. 9, pp. 668-670, 2010.
- [17] Pulecio, J. F.; et al., Magnetic Cellular Automata Wire Architectures. *IEEE Transactions on Nanotechnology* 2011, 10 (6), 1243-1248.
- [18] Varga, E. Chapter-10, Experimental Study of Novel Nanomagnet Logic Devices, Doctoral Dissertation, University of Notre Dame, United States of America, April 2013.
- [19] Varga, E.; et al., In Implementation of a nanomagnetic full adder circuit, 2011 11th IEEE International Conference on Nanotechnology, 15-18 Aug. 2011; 2011; pp 1244-1247.
- [20] Yang, X., et al., Magnetic quantum cellular automata-based logic computation structure: a full-adder study. *Journal of Computational and Theoretical Nanoscience* 9, 621-625 (2012).
- [21] Niemier, M. T.; et al., Shape Engineering for Controlled Switching With Nanomagnet Logic. *Ieee Transactions on Nanotechnology* 2012, 11 (2), 220-230.
- [22] Dey, H.; et al., Switching Behavior of Sharply Pointed Nanomagnets for Logic Applications. *IEEE Transactions on Magnetics* 2013, 49 (7), 3549-3552.
- [23] Zhang, B.; Yet al., Innovative orderly programmable in-plane majority gates using trapezoid shape nanomagnet logic devices. *IET Micro & Nano Letters* 2014, 9 (5), 359-362.
- [24] Varga, E., et al., Non-volatile and reprogrammable MQCA-based majority gates. In *Device Research Conference, 2009. DRC 2009* (pp. 1-2). doi:10.1109/DRC.2009.5354910 (2009).
- [25] Varga, E., et al., Programmable nanomagnet-logic majority gate. in *68th Device Research Conference*. 85-86. doi:10.1109/DRC.2010.5551921 (2010).
- [26] Kiermaier, J. et al. Programmable Input for Nanomagnetic Logic Devices. *EPJ Web of Conferences* 40, 16007, doi:10.1051/epjconf/20134016007 (2013).
- [27] Siddiq, M. A. J. et al. Nanomagnet Logic Gate With Programmable-Electrical Input. *IEEE Transactions on Magnetics* 50, 1-4, doi:10.1109/TMAG.2014.2325853 (2014).

- [28] S. Sivasubramani, V. Mattella, C. Pal, and A. Acharyya, Dipole coupled MQCA based efficient approximate nanomagnetic subtractor and adder design approach, *Nanotechnology*, September. 2019. doi:10.1088/1361-6528/ab475c.
- [29] Li, Z.; et al., Misalignment-free signal propagation in nanomagnet arrays and logic gates with 45-clocking field. *Journal of Applied Physics* 2014, 115 (17), 17E502.
- [30] Sivasubramani, S., et al., Shape and Positional Anisotropy Based Area Efficient Magnetic Quantum-Dot Cellular Automata Design Methodology for Full Adder Implementation. *IEEE Transactions on Nanotechnology* 17, 1303-1307, doi:10.1109/TNANO.2018.2874206 (2018).
- [31] Varga, E.; et al., Experimental Realization of a Nanomagnet Full Adder Using Slanted-Edge Magnets. *IEEE Transactions on Magnetics* 2013, 49 (7), 4452-4455.
- [32] Li, Z. et al., 3-input all magnetic full adder with misalignment-free clocking mechanism. *Journal of Applied Physics* 121, 023908, doi:10.1063/1.4974109 (2017).
- [33] S. Sivasubramani, V. Mattella, C. Pal, and A. Acharyya, "Nanomagnetic Logic Design Approach for Area and Speed Efficient Adder using Ferromagnetically Coupled Fixed-Input Majority Gate," *Nanotechnology*, Jun. 2019. 30 37LT02 doi:10.1088/1361-6528/ab295a.
- [34] Cho, H.; et al., Adder Designs and Analyses for Quantum-Dot Cellular Automata. *IEEE Transactions On Nanotechnology* 2007, 6 (3), 374-383.
- [35] Becker, Richard, and Fritz Sauter. *Electromagnetic fields and interactions*. Vol. 1. Courier Corporation, 1982, Chapter C III.
- [36] Behin-Aein B, et al., Switching Energy of Ferromagnetic Logic Bits. *IEEE Transactions on Nanotechnology*. 2009;8(4):505-14.
- [37] Bandyopadhyay S, et al., Electron spin for classical information processing: a brief survey of spin-based logic devices, gates and circuits. *Nanotechnology*. 2009;20(41):412001.
- [38] Spedalieri FM, et al., Performance of Magnetic Quantum Cellular Automata and Limitations Due to Thermal Noise. *IEEE Transactions on Nanotechnology*. 2011;10(3):537-46.
- [39] Carlton D, Lambson B, Schöll A, Young A, Ashby P, Dhuey S, et al. Investigation of Defects and Errors in Nanomagnetic Logic Circuits. *IEEE Transactions on Nanotechnology*. 2012;11(4):760-2.
- [40] Niemier, M. T. et al. Nanomagnet logic: progress toward system-level integration. *Journal of Physics: Condensed Matter* 23, 493202, doi:10.1088/0953-8984/23/49/493202 (2011).
- [41] Vacca, M. et al. Virtual Clocking for NanoMagnet Logic. *IEEE Transactions on Nanotechnology* 15, 962-970, doi:10.1109/TNANO.2016.2617866 (2016).
- [42] Bhowmik, D., You, L., & Salahuddin, S. (2014). Spin Hall effect clocking of nanomagnetic logic without a magnetic field. *Nature nanotechnology*, 9(1), 59.
- [43] Puliafito, V., Giordano, A., Azzerboni, B., & Finocchio, G. (2016). Nanomagnetic logic with non-uniform states of clocking. *Journal of Physics D: Applied Physics*, 49(14), 145001.
- [44] Dingler, A., et al., 2011. Performance and energy impact of locally controlled NML circuits. *ACM J. Emerg. Technol. Comput. Syst.* 7, 1, Article 2 (January 2011), 24 pages. DOI = 10.1145/1899390.1899392.
- [45] Sivasubramani, S., Investigation on electronic transport and magnetic properties of graphene for its applications in nanomagnetic computing. (Masters thesis, Indian Institute of Technology Hyderabad). (2018)
- [46] Sivasubramani, S., et al., Tunable intrinsic magnetic phase transition in pristine single-layer graphene nanoribbons. *Nanotechnology* 29, 455701, doi:10.1088/1361-6528/aadcd8 (2018).
- [47] Ottavi, M., et al., (2011, August). Modeling magnetic quantum-dot cellular automata by HDL. In 2011 11th IEEE International Conference on Nanotechnology (pp. 1139-1144). IEEE.
- [48] Csaba, G., et al., Development of CAD tools for nanomagnetic logic devices. *International Journal of Circuit Theory and Applications* 41, 634-645, (2013).
- [49] Garlando U, et al., ToPoliNano & MagCAD: A Complete Framework for Design and Simulation of Digital Circuits Based on Emerging Technologies. 2018 15th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD); 2018 2-5 July 2018.
- [50] Bretkreutz, et al., "Majority gate for nanomagnetic logic with perpendicular magnetic anisotropy." *IEEE Transactions on Magnetics* 48, no. 11 (2012): 4336-4339.
- [51] Porter, M. J. D. a. D. G. OOMMF User's Guide, Version 1.0; National Institute of Standards and Technology, Gaithersburg, MD, 1999.
- [52] Arnold, H. D. et al., Permalloy, a new magnetic material of very high permeability. *The Bell System Technical Journal* 1923, 2 (3), 101-111.
- [53] Kaya, S., Uniaxial Anisotropy of a Permalloy Crystal. *Reviews of Modern Physics* 1953, 25 (1), 49-53.
- [54] WieWib Software, CleWin - a hierarchical layout editor, MESA+ Research Institute at the University of Twente and Delft/TAMASK.
- [55] N. Sharma, R. A. van Mourik, Y. Yin, B. Koopmans, and S. S. P. Parkin, "Focused-electron-beam-induced-deposited cobalt nanopillars for nanomagnetic logic," *Nanotechnology*, vol. 27, p. 165301, 2016.
- [56] Gavagnin, M.; Wanzenboeck, H. D.; Belić, D.; Bertagnolli, E., Synthesis of Individually Tuned Nanomagnets for Nanomagnet Logic by Direct Write Focused Electron Beam Induced Deposition. *ACS Nano* 2013, 7 (1), 777-784.
- [57] Gavagnin, M.; Wanzenboeck, H. D.; Wachter, S.; Shawrav, M. M.; Persson, A.; Gunnarsson, K.; Svedlindh, P.; Stöger-Pollach, M.; Bertagnolli, E., Free-Standing Magnetic Nanopillars for 3D Nanomagnet Logic. *ACS Applied Materials & Interfaces* 2014, 6 (22), 20254-20260.